1 a frequency synthesizer using two different delay feedbacks 班級:積體所碩一...
TRANSCRIPT
![Page 1: 1 A Frequency Synthesizer Using Two Different Delay Feedbacks 班級:積體所碩一 學生:林欣緯 指導教授:林志明 教授 Circuits and Systems, 2005. ISCAS 2005. IEEE](https://reader033.vdocuments.pub/reader033/viewer/2022061511/56649eff5503460f94c14d27/html5/thumbnails/1.jpg)
1
A Frequency Synthesizer Using Two Different Delay Feedbacks
班級:積體所碩一 學生:林欣緯
指導教授:林志明 教授
Circuits and Systems, 2005. ISCAS 2005. IEEE International Symposium on
23-26 May 2005 page(s): 2799 - 2802 Vol. 3
![Page 2: 1 A Frequency Synthesizer Using Two Different Delay Feedbacks 班級:積體所碩一 學生:林欣緯 指導教授:林志明 教授 Circuits and Systems, 2005. ISCAS 2005. IEEE](https://reader033.vdocuments.pub/reader033/viewer/2022061511/56649eff5503460f94c14d27/html5/thumbnails/2.jpg)
2
Outline
Introduction Architecture Circuit Implementation Simulation Results Conclusion
![Page 3: 1 A Frequency Synthesizer Using Two Different Delay Feedbacks 班級:積體所碩一 學生:林欣緯 指導教授:林志明 教授 Circuits and Systems, 2005. ISCAS 2005. IEEE](https://reader033.vdocuments.pub/reader033/viewer/2022061511/56649eff5503460f94c14d27/html5/thumbnails/3.jpg)
3
Introduction
The large dead zone induced by the PFD, it causes the phase error accumulation at the VCO output.
The jitter evoked by the inevitable 1/f and white noise of the circuits, it forces VCO to contribute phase noise toward the output.
The clock feedthrough and charge injection motivated by CP switches, it results in the abrupt vibrations on the VCO control line and their corresponding clock jitter even when the loop is locked.
![Page 4: 1 A Frequency Synthesizer Using Two Different Delay Feedbacks 班級:積體所碩一 學生:林欣緯 指導教授:林志明 教授 Circuits and Systems, 2005. ISCAS 2005. IEEE](https://reader033.vdocuments.pub/reader033/viewer/2022061511/56649eff5503460f94c14d27/html5/thumbnails/4.jpg)
4
Two PFDs withseparate dead zones
![Page 5: 1 A Frequency Synthesizer Using Two Different Delay Feedbacks 班級:積體所碩一 學生:林欣緯 指導教授:林志明 教授 Circuits and Systems, 2005. ISCAS 2005. IEEE](https://reader033.vdocuments.pub/reader033/viewer/2022061511/56649eff5503460f94c14d27/html5/thumbnails/5.jpg)
5
Conventional PLL architecture
second-order low-pass filter
![Page 6: 1 A Frequency Synthesizer Using Two Different Delay Feedbacks 班級:積體所碩一 學生:林欣緯 指導教授:林志明 教授 Circuits and Systems, 2005. ISCAS 2005. IEEE](https://reader033.vdocuments.pub/reader033/viewer/2022061511/56649eff5503460f94c14d27/html5/thumbnails/6.jpg)
6
The proposed PLL architecturewith double PFDs scheme
tsIpIp
eIpIpIp ts
121
21
![Page 7: 1 A Frequency Synthesizer Using Two Different Delay Feedbacks 班級:積體所碩一 學生:林欣緯 指導教授:林志明 教授 Circuits and Systems, 2005. ISCAS 2005. IEEE](https://reader033.vdocuments.pub/reader033/viewer/2022061511/56649eff5503460f94c14d27/html5/thumbnails/7.jpg)
7
The operations of the proposed PLL architecture
![Page 8: 1 A Frequency Synthesizer Using Two Different Delay Feedbacks 班級:積體所碩一 學生:林欣緯 指導教授:林志明 教授 Circuits and Systems, 2005. ISCAS 2005. IEEE](https://reader033.vdocuments.pub/reader033/viewer/2022061511/56649eff5503460f94c14d27/html5/thumbnails/8.jpg)
8
The schematics of the delay cell
PMOS input differential pair
cross-coupled feedbacks
current source
diode-connected transistors
![Page 9: 1 A Frequency Synthesizer Using Two Different Delay Feedbacks 班級:積體所碩一 學生:林欣緯 指導教授:林志明 教授 Circuits and Systems, 2005. ISCAS 2005. IEEE](https://reader033.vdocuments.pub/reader033/viewer/2022061511/56649eff5503460f94c14d27/html5/thumbnails/9.jpg)
9
The schematics of the ring oscillator
![Page 10: 1 A Frequency Synthesizer Using Two Different Delay Feedbacks 班級:積體所碩一 學生:林欣緯 指導教授:林志明 教授 Circuits and Systems, 2005. ISCAS 2005. IEEE](https://reader033.vdocuments.pub/reader033/viewer/2022061511/56649eff5503460f94c14d27/html5/thumbnails/10.jpg)
10
The schematic of three-state PFD with delay buffers
discard the spurs
![Page 11: 1 A Frequency Synthesizer Using Two Different Delay Feedbacks 班級:積體所碩一 學生:林欣緯 指導教授:林志明 教授 Circuits and Systems, 2005. ISCAS 2005. IEEE](https://reader033.vdocuments.pub/reader033/viewer/2022061511/56649eff5503460f94c14d27/html5/thumbnails/11.jpg)
11
Charge pump circuit & Switch
![Page 12: 1 A Frequency Synthesizer Using Two Different Delay Feedbacks 班級:積體所碩一 學生:林欣緯 指導教授:林志明 教授 Circuits and Systems, 2005. ISCAS 2005. IEEE](https://reader033.vdocuments.pub/reader033/viewer/2022061511/56649eff5503460f94c14d27/html5/thumbnails/12.jpg)
12
The schematic of the TSPC divider
TSPCTrue Single Phase Clock1. simple of structure2. small dead zone
![Page 13: 1 A Frequency Synthesizer Using Two Different Delay Feedbacks 班級:積體所碩一 學生:林欣緯 指導教授:林志明 教授 Circuits and Systems, 2005. ISCAS 2005. IEEE](https://reader033.vdocuments.pub/reader033/viewer/2022061511/56649eff5503460f94c14d27/html5/thumbnails/13.jpg)
13
Simulation results when Δt = 90ps
![Page 14: 1 A Frequency Synthesizer Using Two Different Delay Feedbacks 班級:積體所碩一 學生:林欣緯 指導教授:林志明 教授 Circuits and Systems, 2005. ISCAS 2005. IEEE](https://reader033.vdocuments.pub/reader033/viewer/2022061511/56649eff5503460f94c14d27/html5/thumbnails/14.jpg)
14
Simulation results when Δt = 30ps
![Page 15: 1 A Frequency Synthesizer Using Two Different Delay Feedbacks 班級:積體所碩一 學生:林欣緯 指導教授:林志明 教授 Circuits and Systems, 2005. ISCAS 2005. IEEE](https://reader033.vdocuments.pub/reader033/viewer/2022061511/56649eff5503460f94c14d27/html5/thumbnails/15.jpg)
15
Simulation results for the ring oscillator
![Page 16: 1 A Frequency Synthesizer Using Two Different Delay Feedbacks 班級:積體所碩一 學生:林欣緯 指導教授:林志明 教授 Circuits and Systems, 2005. ISCAS 2005. IEEE](https://reader033.vdocuments.pub/reader033/viewer/2022061511/56649eff5503460f94c14d27/html5/thumbnails/16.jpg)
16
Transient responses of the PLLs
settling time < 22μs
![Page 17: 1 A Frequency Synthesizer Using Two Different Delay Feedbacks 班級:積體所碩一 學生:林欣緯 指導教授:林志明 教授 Circuits and Systems, 2005. ISCAS 2005. IEEE](https://reader033.vdocuments.pub/reader033/viewer/2022061511/56649eff5503460f94c14d27/html5/thumbnails/17.jpg)
17
The chip layout
![Page 18: 1 A Frequency Synthesizer Using Two Different Delay Feedbacks 班級:積體所碩一 學生:林欣緯 指導教授:林志明 教授 Circuits and Systems, 2005. ISCAS 2005. IEEE](https://reader033.vdocuments.pub/reader033/viewer/2022061511/56649eff5503460f94c14d27/html5/thumbnails/18.jpg)
18
Performace summary of the proposed PLL
![Page 19: 1 A Frequency Synthesizer Using Two Different Delay Feedbacks 班級:積體所碩一 學生:林欣緯 指導教授:林志明 教授 Circuits and Systems, 2005. ISCAS 2005. IEEE](https://reader033.vdocuments.pub/reader033/viewer/2022061511/56649eff5503460f94c14d27/html5/thumbnails/19.jpg)
19
Conclusion A fully differential delay cell for the VCO is intr
oduced to achieve wide locking range and low-jitter performance.
Two PFDs are combined to provide a less dead zone with a new phase-detecting approach and a less settling time.
A tunable delay element is used to suppress the ripple on the VCO control line, and hence a more accurate output clock can be resulted.