1 nlint 操作教學. 2 在終端機下 step1:#source /usr/cad/spring_soft/cic/debussy.cshrc...

15
1 http:// socdsp.ee.nchu.edu.tw nLint 操操操操

Post on 19-Dec-2015

291 views

Category:

Documents


2 download

TRANSCRIPT

Page 1: 1  nLint 操作教學. 2 在終端機下 Step1:#source /usr/cad/spring_soft/CIC/debussy.cshrc Step2:#nLint -gui

1http://socdsp.ee.nchu.edu.tw

nLint 操作教學

Page 2: 1  nLint 操作教學. 2 在終端機下 Step1:#source /usr/cad/spring_soft/CIC/debussy.cshrc Step2:#nLint -gui

2

在終端機下

• Step1:#source /usr/cad/spring_soft/CIC/debussy.cshrc

• Step2:#nLint -gui

Page 3: 1  nLint 操作教學. 2 在終端機下 Step1:#source /usr/cad/spring_soft/CIC/debussy.cshrc Step2:#nLint -gui

3

Select rule(1)

Page 4: 1  nLint 操作教學. 2 在終端機下 Step1:#source /usr/cad/spring_soft/CIC/debussy.cshrc Step2:#nLint -gui

4

Select rule(2)

• 選擇所需 rules

Page 5: 1  nLint 操作教學. 2 在終端機下 Step1:#source /usr/cad/spring_soft/CIC/debussy.cshrc Step2:#nLint -gui

5

nLint rule(1)• Simulation

– Combinational Loop – Infinite Loop – Signal in Sensitivity List Changed in the Block– Loss of Significant Bit

• Synthesis – Logic Expression Used in Sensitivity – Delay in Non-blocking Assignment – Blocking/Non-blocking Assignment in Edge-triggered Block– Inferred Latch

• ERC– Floating Net – Partial Input Floating – Output Floating – Input Floating

• DFT – Gated Clock – Buffered Clock – Reset Driven by Combinational Logic

Page 6: 1  nLint 操作教學. 2 在終端機下 Step1:#source /usr/cad/spring_soft/CIC/debussy.cshrc Step2:#nLint -gui

6

nLint rule(2)• Design Style

– Two-process Style Not Used for FSM – Clock Driven by Sequential Logic– Clock Signal Used on Both Edges – No Set or Reset Signal – No Glue Logic Allowed in Top Module

• Language Construct – Bit Width Mismatch in Assignment – Multi-bit Expression when One Bit Expression is Expected – Bit Range Specified for Parameter– Bit Width Mismatch Between Module Port and Instance Port

• HDL Translation – Verilog/VHDL Reserved Words – Include Compiler Directive Used

• Naming Convention – Port Name Too Long– Clock Name Prefix or Suffix – Active Low Signal Name Prefix or Suffix – Port Name Does Not Follow the Connected Signal

Page 7: 1  nLint 操作教學. 2 在終端機下 Step1:#source /usr/cad/spring_soft/CIC/debussy.cshrc Step2:#nLint -gui

7

nLint rule(3)• Coding Style

– Line Too Long – TAB Used in Indentation – More than One Statement per Line – Unconventional Port Declaration Order

• VITAL Compliant – For VHDL only

• Clock– Generated Reset– Generated Clock– Tri-state Buffer in a Clock Path

• Block Interconnect – Conflict of Hierarchy Interconnection – Block Assembly Error in the Same Hierarchy Level

• reference - /uer/cad/spring_soft/verdi/2006.04v1/nLint/doc/pdf/rule.pdf

Page 8: 1  nLint 操作教學. 2 在終端機下 Step1:#source /usr/cad/spring_soft/CIC/debussy.cshrc Step2:#nLint -gui

8

Save your rule file

Page 9: 1  nLint 操作教學. 2 在終端機下 Step1:#source /usr/cad/spring_soft/CIC/debussy.cshrc Step2:#nLint -gui

9

• step1

• step2

• step3

Page 10: 1  nLint 操作教學. 2 在終端機下 Step1:#source /usr/cad/spring_soft/CIC/debussy.cshrc Step2:#nLint -gui

10

• step1

• step2

• Step3:Select your

file

• Step4:add your select

file

Page 11: 1  nLint 操作教學. 2 在終端機下 Step1:#source /usr/cad/spring_soft/CIC/debussy.cshrc Step2:#nLint -gui

11

Run nLint

• Run nLint

• Check your coding style

Page 12: 1  nLint 操作教學. 2 在終端機下 Step1:#source /usr/cad/spring_soft/CIC/debussy.cshrc Step2:#nLint -gui

12

Page 13: 1  nLint 操作教學. 2 在終端機下 Step1:#source /usr/cad/spring_soft/CIC/debussy.cshrc Step2:#nLint -gui

13

Use .f file run nLint• Prepare data

• 要檢查的 RTL code

Page 14: 1  nLint 操作教學. 2 在終端機下 Step1:#source /usr/cad/spring_soft/CIC/debussy.cshrc Step2:#nLint -gui

14

Use .f file run nLint

• Source debussy.cshrc

• Run nLint by .f file

Page 15: 1  nLint 操作教學. 2 在終端機下 Step1:#source /usr/cad/spring_soft/CIC/debussy.cshrc Step2:#nLint -gui

15

Use .f file run nLint• Link check