a non-volatile flip-flop in magnetic fpga chip w.zhao, e. belhaire, v. javerliac, c. chappert, b....
TRANSCRIPT
![Page 1: A non-volatile Flip-Flop in Magnetic FPGA chip W.Zhao, E. Belhaire, V. Javerliac, C. Chappert, B. Dieny Design and Test of Integrated Systems in Nanoscale](https://reader031.vdocuments.pub/reader031/viewer/2022032806/56649f035503460f94c17589/html5/thumbnails/1.jpg)
A non-volatile Flip-Flop in Magnetic FPGA chip
W.Zhao, E. Belhaire, V. Javerliac, C. Chappert, B. DienyDesign and Test of Integrated Systems in Nanoscale Technology,
pp.323-326, 2006
指導老師 : 魏凱城 老師
學 生 : 蕭荃泰
日 期 : 97 年 4 月 14 日
彰化師範大學積體電路設計研究所
![Page 2: A non-volatile Flip-Flop in Magnetic FPGA chip W.Zhao, E. Belhaire, V. Javerliac, C. Chappert, B. Dieny Design and Test of Integrated Systems in Nanoscale](https://reader031.vdocuments.pub/reader031/viewer/2022032806/56649f035503460f94c17589/html5/thumbnails/2.jpg)
Outline Abstract Magnetic Flip-Flop Magnetic Standard Non-Volatile Flip-Flop MSFlip-Flop Simulation Conclusion
![Page 3: A non-volatile Flip-Flop in Magnetic FPGA chip W.Zhao, E. Belhaire, V. Javerliac, C. Chappert, B. Dieny Design and Test of Integrated Systems in Nanoscale](https://reader031.vdocuments.pub/reader031/viewer/2022032806/56649f035503460f94c17589/html5/thumbnails/3.jpg)
Abstract The propose a non-volatile flip-flop, which presents
simultaneously low power dissipation and high speed.
This flip-flop is based on MRAM (Magnetic RAM) technology on standard CMOS.
In this non-volatile flip-flop design, we use Magnetic Tunnel Junctions (MTJ) as storage element.
In this paper, a magnetic flip-flop is proposed to make the FPGA circuit completely non-volatile.
![Page 4: A non-volatile Flip-Flop in Magnetic FPGA chip W.Zhao, E. Belhaire, V. Javerliac, C. Chappert, B. Dieny Design and Test of Integrated Systems in Nanoscale](https://reader031.vdocuments.pub/reader031/viewer/2022032806/56649f035503460f94c17589/html5/thumbnails/4.jpg)
Magnetic Flip-Flop
Fig1. the position of MTJs
Magnetic tunnel junction (MTJ) structure consisting of two ferromagnetic metals separated by a thin insulating layer.
![Page 5: A non-volatile Flip-Flop in Magnetic FPGA chip W.Zhao, E. Belhaire, V. Javerliac, C. Chappert, B. Dieny Design and Test of Integrated Systems in Nanoscale](https://reader031.vdocuments.pub/reader031/viewer/2022032806/56649f035503460f94c17589/html5/thumbnails/5.jpg)
Fig3. Magnetic Flip-Flop structuresFig2. SRAM based Master-Slave Flip-Flop structure
![Page 6: A non-volatile Flip-Flop in Magnetic FPGA chip W.Zhao, E. Belhaire, V. Javerliac, C. Chappert, B. Dieny Design and Test of Integrated Systems in Nanoscale](https://reader031.vdocuments.pub/reader031/viewer/2022032806/56649f035503460f94c17589/html5/thumbnails/6.jpg)
Fig4. schema of SRAM based sense amplifier
![Page 7: A non-volatile Flip-Flop in Magnetic FPGA chip W.Zhao, E. Belhaire, V. Javerliac, C. Chappert, B. Dieny Design and Test of Integrated Systems in Nanoscale](https://reader031.vdocuments.pub/reader031/viewer/2022032806/56649f035503460f94c17589/html5/thumbnails/7.jpg)
Fig5. Magnetic writing circuits
0
0
0
1
1
0
1
1
![Page 8: A non-volatile Flip-Flop in Magnetic FPGA chip W.Zhao, E. Belhaire, V. Javerliac, C. Chappert, B. Dieny Design and Test of Integrated Systems in Nanoscale](https://reader031.vdocuments.pub/reader031/viewer/2022032806/56649f035503460f94c17589/html5/thumbnails/8.jpg)
The simulation of magnetic Flip-Flop
![Page 9: A non-volatile Flip-Flop in Magnetic FPGA chip W.Zhao, E. Belhaire, V. Javerliac, C. Chappert, B. Dieny Design and Test of Integrated Systems in Nanoscale](https://reader031.vdocuments.pub/reader031/viewer/2022032806/56649f035503460f94c17589/html5/thumbnails/9.jpg)
Fig6. (a) Magnetic Standard mixed Flip-Flop schema (b) Magnetic Standard mixed Flip-Flop symbol
(a) (b)
Magnetic Standard Non-Volatile Flip-Flop
![Page 10: A non-volatile Flip-Flop in Magnetic FPGA chip W.Zhao, E. Belhaire, V. Javerliac, C. Chappert, B. Dieny Design and Test of Integrated Systems in Nanoscale](https://reader031.vdocuments.pub/reader031/viewer/2022032806/56649f035503460f94c17589/html5/thumbnails/10.jpg)
MSFlip-Flop Simulation In the magnetic-standard flip-flop simulation, the low
frequency control signal “NW” is 10 KHz, the clock frequency is 500MHz and the input frequency is 250MHz.
130nm technologies have been used for the CMOS part, and a complete simulation model has been developed by CEA for the magnetic part.
![Page 11: A non-volatile Flip-Flop in Magnetic FPGA chip W.Zhao, E. Belhaire, V. Javerliac, C. Chappert, B. Dieny Design and Test of Integrated Systems in Nanoscale](https://reader031.vdocuments.pub/reader031/viewer/2022032806/56649f035503460f94c17589/html5/thumbnails/11.jpg)
Fig7. The simulation results of magnetic standard non-volatile Flip-Flop. The last Data saved in MTJ is ‘1’
![Page 12: A non-volatile Flip-Flop in Magnetic FPGA chip W.Zhao, E. Belhaire, V. Javerliac, C. Chappert, B. Dieny Design and Test of Integrated Systems in Nanoscale](https://reader031.vdocuments.pub/reader031/viewer/2022032806/56649f035503460f94c17589/html5/thumbnails/12.jpg)
Fig8. The simulation results of magnetic standard non-volatile Flip-Flop. The last Data saved in MTJ is ‘0’
![Page 13: A non-volatile Flip-Flop in Magnetic FPGA chip W.Zhao, E. Belhaire, V. Javerliac, C. Chappert, B. Dieny Design and Test of Integrated Systems in Nanoscale](https://reader031.vdocuments.pub/reader031/viewer/2022032806/56649f035503460f94c17589/html5/thumbnails/13.jpg)
The flip-flop keeps the non-volatility of 1/X times (X is the ratio of processing frequency and the low, user defined frequency)
![Page 14: A non-volatile Flip-Flop in Magnetic FPGA chip W.Zhao, E. Belhaire, V. Javerliac, C. Chappert, B. Dieny Design and Test of Integrated Systems in Nanoscale](https://reader031.vdocuments.pub/reader031/viewer/2022032806/56649f035503460f94c17589/html5/thumbnails/14.jpg)
Conclusion We proposed this new architecture of Magnetic
Standard flip-flop which features simultaneously non-volatility, high speed and low power dissipation.
This flip-flop can also be used to replace all the registers in SOC (System-on-chip) then makes these chips non-volatile and secure.
![Page 15: A non-volatile Flip-Flop in Magnetic FPGA chip W.Zhao, E. Belhaire, V. Javerliac, C. Chappert, B. Dieny Design and Test of Integrated Systems in Nanoscale](https://reader031.vdocuments.pub/reader031/viewer/2022032806/56649f035503460f94c17589/html5/thumbnails/15.jpg)
The end