! fpga ê± á#· - bbs. 为fpga... · pdf file5 ® ¾...
Post on 07-Feb-2018
226 Views
Preview:
TRANSCRIPT
FPGA
2
Focus Persevere Breakthrough
3
NFVFPGA
TDM
ATM
SDH
NO.7
ALL IP10IP 10,ICT
IAAS
PAAS
SAAS
COTS
2x
SDNNFV
NFV3~5X
CPU +
4
FPGA+
Telecom199x~
Hardware and Software Integrated Solutions
NFV2011 ~
COTS
Cloud 2016 ~
HUAWEI CLOUD
FPGA
1000+FPGA
IP
5
FPGA
Internet
GGSN SCG
Core Network
BRAS
Fix Broadband
RNC
NodeBBTS
BSC
Wireless NetworkFix Access
DSLAMADSL
Engine
HackerSmartPhone
Terminal
PCSTB
HEVC
IPS/AV/FW IPsec
/
IT
CT
6
2016/2
2018/4 2018/10
IBMmellonaxLenovoRedhat6
GPUFPGANVMe/NOF SSDs, DPDK/SPDK
Common interface
Crypto
IPSec Offloading
TCP Offloading
StorageNVMe
Reprogrammable Computing
Dynamic Optimization of Packet Flow Routing
NAT/VxLAN Offloading
Mediavideo & audio
CCIXOpenCAPI
NVLINK
FP1OpenCL
API
OpenStack
Cyborg
CCIX ARM + FPGA CCIX
NFV ETSI APINFVOpenCLPromoterXilinx
IFA002
7
FPGAOTN400G
200G400G
350M+
FPGA FPGA200GOTNFIC
350M+FPGA
200G1slot
200G400GOTN FPGA400GOTN
400G2slot
8
FPGACloudEdge
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
Gb IPSec SA
F8000
IT COTS
5 Times Performance Enhanced per Card
SAAccelerate daughter card
GbAccelerate daughter card
6 times
23 times
6 times
23 Times Performance Enhanced per Watt
IPSecAccelerate daughter card
Multi-Acceleration Type
VS
=Under 200 SAU + 40Gbps Service Module
1 Accelerate Daughter Card 5 Blades
Acceleration Resource Pool
IPSecGb SA
Gb
Accel.
Module
IPSec
Accel.
Module
SA
Accel.
Module
Gb
Accel.
Module
IPSec
Accel.
Module
SA
Accel.
Module
CPU Pool
Memory Pool
Acceleration Resource Pool
9
The last breakthrough can only pave the way to the start of a greater tomorrow
10
IBM/
1.
2. COTS
Facebook :
3. DC As a Computer
AWS:
Google :
3. 1
3. 3
IT
CT
/NFV/
3. 2
Google :
3.0 :
Google:ML
TPU
OCP:
Azure:Catapult V2
BaiduAli
TencentFB
MSAmazon
Google
TCO/TTM
IOE
DCAPP/ML/DL
ITFPGA/
11
Video ProcessDeep Learning Wireless Communication
Genomics ResearchStorage Financial Analytics
FusionAccess
FusionAccess
FusionAccess
EMUI 5G
Intel AVX5~60
FPGAX8630
KV10x~100xSecure socket 10x
12
vCPU FPGA NVMe InterLink fp1.2xlarge 8 1 116G 1*800G NA
10GbEfp1.8xlarge 32 4 464G 4*800G 300G MESH
fp1.16xlarge 64 8 928G 8*800G 300G MESH
Xilinx Ultrascale+ 16nm VU9P 2.58 Million System Logic , 6800 DSP PCIe3.0 x16 64GB DDR4 2133MHz SDRAM ECC 3*300G Mesh
VU9P VU9P
VU9PVU9P
VU9P VU9P
VU9PVU9P
VU9P VU9P
VU9PVU9P
300G Mesh
8xlarge
300G Mesh
16xlarge Xilinx VU9P FPGA CARD
DPDK
13
FACS FP1DPDK
2017-09-06
FP1
2017-10-19
2017FACS FP1OpenCL
2018Q1
FACS
TBD
FPGA Accelerated Cloud Server
14
AE Image
OS
Driver
Shell
AE runtime
IaaS
Application Software
GeneralInstance
HDK
FP1Instance
SDK
FP1Instance
AE runtime
AEI
AEI
PaaS/SaaS
15
CPU
FPGA
GeneralInstance
HDK
AEI
FPGAInstance
SDK
FPGAInstance
SDK.
VF VF
.
/ /
https
dcp
VF
ShellAEI
AEI
dcp
16
How did tomorrow begin?The answer lies in the question
?
17
HUAWEI CLOUD Marketplace
Huawei TestBench
Server AcceleratorFPGA Develop Kit IP
Web
FPGA
AR/VR
//
FPGA
THANK YOU
Copyright2016 Huawei Technologies Co., Ltd. All Rights Reserved.
The information in this document may contain predictive statements including, without limitation, statements regarding the future financial and operating results, future product portfolio, new technology, etc. There are a number of factors that could cause actual results and developments to differ materially from those expressed or implied in the predictive statements. Therefore, such information is provided for reference purpose only and constitutes neither an offer nor an acceptance. Huawei may change the
information at any time without notice.
top related