lmg5200: 48 to 1 v or 40 a single-stage converter ... system description the pmp4497 implements the...
Post on 28-Mar-2018
214 Views
Preview:
TRANSCRIPT
Output Current (A)
Effi
cien
cy
0 5 10 15 20 25 30 35 40 4580%
82%
84%
86%
88%
90%
92%
94%
D001
Vin = 48 V @ 400 kHzVin = 48 V @ 600 kHzVin = 48 V @ 800 kHzVin = 48 V @ 1 MHz
Q1
Vin C1
LMG5200
Q2
* *
C2
T1
ISO7420 TPS53632
UCC27512
VFB
Q3
Q4
L2
L1
CO RL
SGND
Vout0.8 V ~ 1.2 V / 40 A
Copyright © 2016, Texas Instruments Incorporated
1TIDUC72A–September 2016–Revised September 2016Submit Documentation Feedback
Copyright © 2016, Texas Instruments Incorporated
LMG5200: 48 to 1 V or 40 A Single-Stage Converter Reference Design
TI DesignsLMG5200: 48 to 1 V or 40 A Single-Stage ConverterReference Design
All trademarks are the property of their respective owners.
DescriptionThe PMP4497 is a gallium nitride (GaN) basedsolution for 1.0-V and 40-A core, field programmablearray (FPGA), and application specific integratedcircuit (ASIC) applications. With high integration andlow switching loss, the GaN module LMG5200 enablesa high-efficiency, single stage from the 48 to 1.0 Vsolution to replace the traditional two-stage solution.This design shows the GaN performance and thesystem advantages compared with the 2-stagessolution. A low-cost ER18 planar printed circuit board(PCB) transformer is embedded on the board. Thedesign was achieved in a compact form factor (45 mm× 26 mm × 11 mm). The size could be further reducedby optimizing frequency and components. A designguide with complete test data is provided to facilitatenew designs.
Resources
PMP4497 Design FolderLMG5200 Product FolderTPS53632 Product FolderISO7420FE Product FolderUCC27512DRSR Product FolderTLV70450DBVR Product FolderTLV70433DBVR Product FolderPMP4435 Tools Folder
ASK Our E2E Experts
Features• Input Voltage From 36 to 60 V• Single Stage Half-Bridge and Current Doubler• Peak Efficiency up to 93.7% at 48 V, 1.0 V, and
600 kHz• LMG5200 GaN FET Module• DCAP+ Control With the TPS53632• 400-kHz to 1-MHz Operation Frequency• I²C Configurable From 0.8 to 1.2 V• Optional Resistor-Configurable Load-Line• Output Over Voltage Protection (OVP), Overcurrent
Protection (OCP), and Output Under VoltageProtection (UVP)
Applications• Servers and High-Performance Computing• Telecom DC-DC Module• Industrial Board Computer, Field Programmable
Gate Array (FPGA), and Application SpecificIntegrated Circuit (ASIC)
An IMPORTANT NOTICE at the end of this TI reference design addresses authorized use, intellectual property matters and otherimportant disclaimers and information.
System Overview www.ti.com
2 TIDUC72A–September 2016–Revised September 2016Submit Documentation Feedback
Copyright © 2016, Texas Instruments Incorporated
LMG5200: 48 to 1 V or 40 A Single-Stage Converter Reference Design
1 System Overview
1.1 System DescriptionThe PMP4497 implements the 48- to 1-V single-stage power conversion using a hard-switching half-bridge converter with the current-doubler synchronize rectifier. Figure 1 shows the topology implementedin this board. A LMG5200 and EPC2023 GaN FETs are used on the primary side and secondary siderespectively. With the GaN MOSFET advantages, such as the zero-reverse recovery, low capacitance,and low Rds-on, the converter could achieve a smaller size and a higher efficiency compared with atraditional two-stage solution (for example, an eighth brick and the 12-V POL module).
Because the half-bridge converter is transformer-based, the converter can be isolated. The TPS53632controller can support an isolated converter by using a digital isolator, for example, the ISO7420, to drivethe primary-side LMG5200. The PMP4497 supports input voltage from 36 to 60 V and output voltage from0.8 to 1.2 V; the default output voltage is 1.0 V. The output current supports up to 40 A; fan cooling isrecommended to help dissipate the heat when operating above 20 A. The output voltage is programmablethrough an I²C interface. See the TPS53632 data sheet (SLUSBW8) for the details of the I²C programcommand and the data format.
1.2 Key System Specifications
Table 1. Key System Specifications
PARAMETER TEST CONDITIONS MINIMUM TYP MAXIMUM UNITINPUT AND OUTPUT CHARACTERISTICS
Input voltagerange 36 48 60 V
Input current VIN= 36 V, VOUT= 1.2 V, IOUT= 40 A — — 1.4 AOutput voltage I²C programmable 0.8 1.0 1.2 VOutput voltage
tolerance IOUT= 0A — — 10 mV
Output current — — — 40 AOver-current
protection — — 60 A
SYSTEM CHARACTERISTICSSwitchingfrequency 400 600 1000 kHz
Peak efficiency VIN= 48 V, VOUT= 1.0 V, IOUT= 15 A, @600kHz withoutcontroller and driver losses — 92.9 — %
Full-loadefficiency
VIN= 48 V, VOUT= 1.0 V, IOUT= 40 A, at 600kHz withoutcontroller and driver losses — 89.9 — %
Transient loadvoltage variation
Transient at the 25% full load (10 A), the ELoad slewrate is 2.5 A/µs — ±3 — %
6
4
LMG45200
UVLO
UVLO and Clamp
LevelShifter
5
8
3
1
2
9
7
VCC
HI
LI
HB
VIN
HS
SW
PGND
AGND
Copyright © 2016, Texas Instruments Incorporated
Q1
Vin C1
LMG5200
Q2
* *
C2
T1
ISO7420 TPS53632
UCC27512
VFB
Q3
Q4
L2
L1
CO RL
SGND
Vout0.8 V ~ 1.2 V / 40 A
Copyright © 2016, Texas Instruments Incorporated
www.ti.com System Overview
3TIDUC72A–September 2016–Revised September 2016Submit Documentation Feedback
Copyright © 2016, Texas Instruments Incorporated
LMG5200: 48 to 1 V or 40 A Single-Stage Converter Reference Design
1.3 Block Diagram
Figure 1. PMP4497 Block Diagram
1.4 Highlighted Products
1.4.1 LMG5200The LMG5200 device integrates an enhancement-mode GaN FET half-bridge power stage with a 100-Vdriver, which provides a compact solution.
The device extends the advantages of discrete GaN FETs by offering a more user-friendly interface. Thedevice is an ideal solution for the applications requiring high-frequency and high-efficiency operation in asmall form factor. Integration reduces the board clearance and creepage needed for a discrete solutionwhile minimizing the loop inductances to ensure fast switching and low ringing.
Figure 2. LMG5200 Functional Block Diagram
ADDR
OSR/USR
USR
OSR
ISUM
DROOP
Copyright © 2016, Texas Instruments Incorporated
System Overview www.ti.com
4 TIDUC72A–September 2016–Revised September 2016Submit Documentation Feedback
Copyright © 2016, Texas Instruments Incorporated
LMG5200: 48 to 1 V or 40 A Single-Stage Converter Reference Design
1.4.2 TPS53632The TPS53632 device is a driverless step-down controller with I²C control. Its advanced features, such asD-CAP+ architecture, provide fast transient response, and high-efficiency operation with minimized outputcapacitance. The TPS53632 device supports the standard I²C revision 3.0 interface for dynamic control ofthe output voltage and current monitor telemetry. The device also has dynamic phase adding andshedding control and is able to enter single-phase, discontinuous-current mode operation to maximizelight-load efficiency.
Figure 3. TPS53632 Functional Block Diagram
1.4.3 ISO7420The ISO7420 is a low-power, dual-channel digital isolator. The device is used in the design to deliverisolated control signals from the secondary side to the LMG5200 on the primary side. The ISO7420provides galvanic isolation up to 2500 V RMS for 1 minute per UL and 4242 VPK per VDE. This devicehas two isolated channels. Each channel has a logic input and output buffer separated by an insulationbarrier. Used in conjunction with an isolated power supply, the device prevents noise current from enteringthe local ground and interfering with or damaging sensitive circuitry.
1
2
3
4
5
6
VDD
200 N��
230 N��
UVLO
VDD
VDD
Copyright © 2016, Texas Instruments Incorporated
1
2
3
4
8
7
6
5
VCC1
INA
INB
GND1
VCC2
OUTA
OUTB
GND2
Isol
atio
n
www.ti.com System Overview
5TIDUC72A–September 2016–Revised September 2016Submit Documentation Feedback
Copyright © 2016, Texas Instruments Incorporated
LMG5200: 48 to 1 V or 40 A Single-Stage Converter Reference Design
Figure 4. ISO7420 Block Diagram
1.4.4 UCC27512The UCC27512 is a single-channel, high speed, low-side gate-driver device. The device can effectivelydrive the MOSFET and insulated gate bipolar translator (IGBT) power switches with 4-A peak source and8-A peak sink asymmetrical drive capability. Using TI intellectual property (IP) that inherently minimizesshoot-through current, the UCC27512 is capable of sourcing and sinking high peak-current pulses intocapacitive loads and offering rail-to-rail drive capability with small propagation delay, typically 13 ns. In thePMP4497 design, a duty signal to IN- of the driver to drive the synchronous rectifier MOSFET. IN+ isbypassed by connecting it to VDD directly.
Figure 5. UCC27512 Block Diagram
t0 t1 t2 t3 t4 t5
t
t
t
t
t
Vgs_Q1
Vgs_Q2
t
iL1
iL2
iO
Io/2
VNP_T1
Io/2
Io
+Vin/2
-Vin/2
TSTS/2
System Design Theory www.ti.com
6 TIDUC72A–September 2016–Revised September 2016Submit Documentation Feedback
Copyright © 2016, Texas Instruments Incorporated
LMG5200: 48 to 1 V or 40 A Single-Stage Converter Reference Design
2 System Design TheoryBenefitting from the output ripple current cancellation technique, a half-bridge converter with a currentdoubler rectifier circuit is suitable for low-profile, high-voltage input and large output current applicationsand provides higher efficiency. The converter key theoretical waveforms are shown in Figure 6.
Figure 6. Half-Bridge with Current Doubler Timing Diagram
* *
C2
C1
CO RL
T1
Q1
Q2
Q3
Q4
PGND
LMG5200
L1
L2
Vin Vout
t3 ~ t4
SGND
Copyright © 2016, Texas Instruments Incorporated
* *
C2
C1
CO RL
T1
Q1
Q2
Q3
Q4
PGND
LMG5200
L1
L2
Vin Vout
t2 ~ t3
SGND
Copyright © 2016, Texas Instruments Incorporated
* *
C2
C1
CO RL
T1
Q1
Q2
Q3
Q4
PGND
LMG5200
L1
L2
Vin Vout
t1 ~ t2
SGND
Copyright © 2016, Texas Instruments Incorporated
* *
C2
C1
CO RL
T1
Q1
Q2
Q3
Q4
PGND
LMG5200
L1
L2
Vin Vout
t0 ~ t1
SGND
Copyright © 2016, Texas Instruments Incorporated
www.ti.com System Design Theory
7TIDUC72A–September 2016–Revised September 2016Submit Documentation Feedback
Copyright © 2016, Texas Instruments Incorporated
LMG5200: 48 to 1 V or 40 A Single-Stage Converter Reference Design
2.1 Operation Modes of the Converter With Current FlowThe converter in the continuous current mode (CCM) mode has four operation modes during one fullswitching period as shown in Figure 7.
Figure 7. Operation Modes With Current Flow
O S
in P
V NM D
V 2 N= = ´
´
( )0 S 0 S
Vin NSV D T V 1 D T
2 NP
æ ö´ - ´ ´ = ´ - ´ç ÷è ø
( )0 S
1
1
V 1 D Ti
L
´ - ´D =
( )00 V-
Sin0
P
NVV
2 N
æ ö´ -ç ÷
è ø
20 2
di0 V L
dt- = ´
10 1
di0 V L
dt- = ´
Sin 20 2
P
NV diV L
2 N dt´ - = ´
10 1
di0 V L
dt- = ´
20 2
di0 V L
dt- = ´
10 1
di0 V L
dt- = ´
20 2
di0 V L
dt- = ´
Sin 1O 1
P
NV diV L
2 N dt´ - = ´
System Design Theory www.ti.com
8 TIDUC72A–September 2016–Revised September 2016Submit Documentation Feedback
Copyright © 2016, Texas Instruments Incorporated
LMG5200: 48 to 1 V or 40 A Single-Stage Converter Reference Design
2.2 Circuit Operation and DescriptionTime interval t0 → t1:During the t0 → t1, Q1 and Q4 are on, and Q2 and Q3 are off. The transformer T1 secondary winding beginsto charge the output inductor L1, and the L2 is discharged to the output capacitor and the load.
Time interval t1 →t2:During the t1 → t2, Q1 and Q2 are off, and Q3 and Q4 are on. Both L1 and L2 discharges the current to theoutput; the inductor current is discharged linearly.
Time interval t2 →t3:During the t2 → t3, Q1 and Q4 are off, and Q2 and Q3 are on. The transformer T1 secondary windinginverses the polarity and begins to charge the output inductor L2, and the current in L1 is discharged to theoutput capacitor and the load.
Time interval t3 →t4:During the t3 → t4, Q1 and Q2 are off, and Q3 and Q4 are on. Both the L1 and L2 are discharged to theoutput; the inductor current is decreased linearly.
According to the simplified operation models, during the t0 → t1 (DTs) the winding begins to charge the
inductor L1 with the voltage , and the current i1 increases linearly. Within the t1 → t4 (1-D), thecurrent i1 decreases with the voltage . The inductors ripple current is as follows:
Based on the voltage-second balance of the inductor, the CCM voltage transfer ratio is
www.ti.com Getting Started Hardware
9TIDUC72A–September 2016–Revised September 2016Submit Documentation Feedback
Copyright © 2016, Texas Instruments Incorporated
LMG5200: 48 to 1 V or 40 A Single-Stage Converter Reference Design
3 Getting Started Hardware
3.1 HardwareThe converter output range is from 0.8 to 1.2 V, and the input voltage range is from 36 to 60 V. Operationshould be within the input/output voltage ranges.
If the converter shuts off due to UVP or OCP, the controller IC must be rested to re-enable the converter.To change the output voltage, the I²C bus should be used to set the TPS53632. Consult the user guide forthe TPS53632 for the necessary VID protocol (SNVU520). The TPS53632 controller’s switchingfrequency, voltage ramp rate, load line, and OCP could be changed by modifying resistor values on theboard. The TPS53632 data sheet (SLUSCJ3) includes the detailed procedures to choose thesecomponents.
3.1.1 Test Equipment• DC voltage source: supplies the EVM from 36 V to 60 V, output current >2A• DC bias source: 6 to approximately 9V or 0.5 A, two outputs for the primary and secondary• Oscilloscope: >200-MHz operation, use oscilloscope probes with a pigtail spring ground clip instead of
the standard alligator clip• DC multimeter: capable of 100-V measurement, suitable for efficiency• DC load: supports 1-V operation at up to 50 A in current-mode operation• Fan cooling: 200-LFM minimum airflow is recommended to cool the PCB when operating over 20-A
output current
3.1.2 Measurement ProcedureThe following procedure is used to measure the board.1. Connect the input and output supplies as shown in Figure 8.2. Connect the oscilloscope to the board to measure input/output voltage. Use a bayonet nut connector
(BNC) to a subminiature version A (SMA) cable or differential probe for the noise immunity.3. Connect the bias supply. The onboard LDO provides 5 and 3.3 V to the power and control circuitry.4. Power up the input supply. Operation below 36 V may result in the output voltage range out of
regulation.5. Power up the bias supply to start the converter. The output voltage will ramp up and the output voltage
should be in regulation.6. Enable the electronic load and set to a desired load current.7. Test and measure the input/output voltage response, efficiency, and so forth.
3.1.3 Shutdown ProcedureAfter the measurements have been completed, shut down the board by the following steps:1. Disable the input voltage supply.2. Disable the electronic load.3. Disable the bias supply.
Testing and Results www.ti.com
10 TIDUC72A–September 2016–Revised September 2016Submit Documentation Feedback
Copyright © 2016, Texas Instruments Incorporated
LMG5200: 48 to 1 V or 40 A Single-Stage Converter Reference Design
4 Testing and Results
4.1 Test Setup
Figure 8. Connection Points
Figure 9. Testing Setup With Full Load
www.ti.com Testing and Results
11TIDUC72A–September 2016–Revised September 2016Submit Documentation Feedback
Copyright © 2016, Texas Instruments Incorporated
LMG5200: 48 to 1 V or 40 A Single-Stage Converter Reference Design
Figure 10. Oscilloscope Probe Connections
Input Voltage (V)
Pow
er L
oss
(W)
34 36 38 40 42 44 46 48 50 52 54 56 58 60 620.2
0.3
0.4
0.5
0.6
0.7
0.8
0.9
1
1.1
1.2
D003
Output Current (A)
Effi
cien
cy
0 5 10 15 20 25 30 35 40 4584%
86%
88%
90%
92%
94%
D002
Vin = 36 VVin = 48 VVin = 60 V
Output Current (A)
Effi
cien
cy
0 5 10 15 20 25 30 35 40 4580%
82%
84%
86%
88%
90%
92%
94%
D001
Vin = 48 V @ 400 kHzVin = 48 V @ 600 kHzVin = 48 V @ 800 kHzVin = 48 V @ 1 MHz
Testing and Results www.ti.com
12 TIDUC72A–September 2016–Revised September 2016Submit Documentation Feedback
Copyright © 2016, Texas Instruments Incorporated
LMG5200: 48 to 1 V or 40 A Single-Stage Converter Reference Design
4.2 Test DataThe following sections detail the typical performance curves and waveforms of the PMP4497.
4.2.1 EfficiencyNote that most of the efficiency results in this section do not include the controller losses (aside fromFigure 14). The default output voltage is 1.0 V.
Figure 11. Efficiency Curve Without Controller Loss Versus Switching Frequency
Figure 12. Efficiency Curve Without Controller Loss Versus Output Current
Figure 13. Power Loss (No Load) Versus Input Voltage
Output Current (A)
Effi
cien
cy
0 5 10 15 20 25 30 35 40 4580%
82%
84%
86%
88%
90%
92%
94%
D005
Vin = 48 V @ 0.8 V 600 kHzVin = 48 V @ 1.0 V 600 kHzVin = 48 V @ 1.2 V 600 kHz
Output Current (A)
Effi
cien
cy
0 5 10 15 20 25 30 35 40 4578%
80%
82%
84%
86%
88%
90%
92%
D004
Vin = 36 VVin = 48 VVin = 60 V
www.ti.com Testing and Results
13TIDUC72A–September 2016–Revised September 2016Submit Documentation Feedback
Copyright © 2016, Texas Instruments Incorporated
LMG5200: 48 to 1 V or 40 A Single-Stage Converter Reference Design
Figure 14. Efficiency Curve with Controller Loss Versus Output Current
Figure 15. Efficiency Curve without Controller Loss Versus Vout Change (Through I²C)
Testing and Results www.ti.com
14 TIDUC72A–September 2016–Revised September 2016Submit Documentation Feedback
Copyright © 2016, Texas Instruments Incorporated
LMG5200: 48 to 1 V or 40 A Single-Stage Converter Reference Design
4.2.2 Transient Load Waveforms
Transient load (0 to 25%)C1: 48-V input voltage 10.0 V/DivC2: 1.0-V output voltage 20.0 mV/Div
Transient load (25 to 50%)C1: 48-V input voltage 10.0 V/DivC2: 1.0-V output voltage 20.0 mV/Div
Transient load (50 to 75%)C1: 48-V input voltage 10.0 V/DivC2: 1.0-V output voltage 20.0 mV/Div
Transient load (75 to 100%)C1: 48-V input voltage 10.0 V/DivC2: 1.0-V output voltage 20.0 mV/Div
Transient load (10 to 90%)C1: 48-V input voltage 10.0 V/DivC2: 1.0-V output voltage 20.0 mV/Div
Transient load (0 to 100%)C1: 48-V input voltage 10.0 V/DivC2: 1.0-V output voltage 20.0 mV/Div
www.ti.com Testing and Results
15TIDUC72A–September 2016–Revised September 2016Submit Documentation Feedback
Copyright © 2016, Texas Instruments Incorporated
LMG5200: 48 to 1 V or 40 A Single-Stage Converter Reference Design
4.2.3 Switching Node Waveforms (Full Bandwidth)
Primary Vsw versus PWM1_P no loadC1: Vsw switching node 10 V/DivC2: PWM1_P driver signal 2.0 V/Div
Primary Vsw versus PWM1_P full loadC1: Vsw switching node 10 V/DivC2: PWM1_P driver signal 2.0 V/Div
Primary Vsw versus PWM1_P full loadC1: Vsw switching node 20 V/DivC2: PWM1_P driver signal 5.0 V/Div
Primary Vsw versus PWM1_P full loadC1: Vsw switching node 20 V/DivC2: PWM1_P driver signal 5.0 V/Div
Secondary Vds_Q3 versus Vgs_Q3 at 40 AC1: Vds_Q3 5.0 V/DivC2: Vgs_Q3 5.0 V/Div
Secondary Vds_Q3 versus Vgs_Q3 at 40 AC1: Vds_Q3 5.0 V/DivC2: Vgs_Q3 5.0 V/Div
Testing and Results www.ti.com
16 TIDUC72A–September 2016–Revised September 2016Submit Documentation Feedback
Copyright © 2016, Texas Instruments Incorporated
LMG5200: 48 to 1 V or 40 A Single-Stage Converter Reference Design
4.2.4 IR Scan Thermal Gradient (With Fan Cooling)
Figure 16. 48-V Input at Full Load (1.0 V and 40 A)
LMG5200
VIN Capacitors
Multi-Layer PCB
Small Return Path Minimizes Power Loop
Impedance
xxxxxx
SW
VIN
PGND
Metal 3
PGND
Legend
Copyright © 2016, Texas Instruments Incorporated
www.ti.com Design Files
17TIDUC72A–September 2016–Revised September 2016Submit Documentation Feedback
Copyright © 2016, Texas Instruments Incorporated
LMG5200: 48 to 1 V or 40 A Single-Stage Converter Reference Design
5 Design Files
5.1 SchematicsTo download the schematics, see the design files at PMP4497.
5.2 Bill of MaterialsTo download the bill of materials (BOM), see the design files at PMP4497.
5.3 PCB Layout RecommendationsHigh-switching speed is important in a high-efficiency design. Optimizing the PCB layout to minimize thepower loop impedance and parasitic inductance is a necessary measure to achieve the goal.
It is recommended to use a multilayer board. Power loop parasitic impedance should be minimized byhaving the input capacitor return path (between VIN and PGND) directly underneath the first layer asshown in the below Figure 17. Loop inductance is reduced due to inductance cancellation as the returncurrent is directly underneath and flowing in the opposite direction. The VCC capacitors and the bootstrapcapacitors are placed in the first layer and should be as close to the device as possible.
The AGND of LMG5200 should not be directly connected to PGND in order to avoid the PGND noise andnot to cause spurious switching events due to noise coupling to HI and LI signals. Reducing theimpedance and the inductances on the board and the PCB layout should comply with the clearance andcreepage distance requirements.
Figure 17. Multilayer Board Cross Section With Return Path Directly Underneath for Power Loop
Design Files www.ti.com
18 TIDUC72A–September 2016–Revised September 2016Submit Documentation Feedback
Copyright © 2016, Texas Instruments Incorporated
LMG5200: 48 to 1 V or 40 A Single-Stage Converter Reference Design
Figure 18. LMG5200 Top Layer Placement
5.3.1 Layout PrintsTo download the layer plots, see the design files at PMP4497.
5.4 Altium ProjectTo download the Altium project files, see the design files at PMP4497.
5.5 Gerber FilesTo download the Gerber files, see the design files at PMP4497.
5.6 Assembly DrawingsTo download the assembly drawings, see the design files at PMP4497.
6 Software FilesTo download the software files, see the design files at PMP4497.
7 References
1. Texas Instruments, Using the LMG5200POLEVM-10A GaN 48V-1V Point-of-Load EVM, User's Guide(SNVU520)
2. Texas Instruments, GaN TECHNOLOGY PREVIEW LMG5200 80-V, GaN Half-Bridge Power Stage,Data Sheet (SNOSCY4)
3. Texas Instruments, Current Doubler Rectifier Offers Ripple Current Cancellation, Application Note(SLUA323)
4. Texas Instruments, Control Driven Synchronous Rectifiers In Phase Shifted Full Bridge Converters,Application Note (SLUA287)
www.ti.com About the Author
19TIDUC72A–September 2016–Revised September 2016Submit Documentation Feedback
Copyright © 2016, Texas Instruments Incorporated
LMG5200: 48 to 1 V or 40 A Single-Stage Converter Reference Design
8 About the AuthorJASON YU is a senior application engineer at Texas Instruments where he is responsible for developingreference design solutions for power systems. Jason brings his extensive experience in high frequency,high density, and digital power design to this role. Jason holds a master's degree in power electronicsfrom South China University of Science and Technology. He has over ten years of experience in powerdesign.
Revision A History www.ti.com
20 TIDUC72A–September 2016–Revised September 2016Submit Documentation Feedback
Copyright © 2016, Texas Instruments Incorporated
Revision History
Revision A HistoryNOTE: Page numbers for previous revisions may differ from page numbers in the current version.
Changes from Original (September 2016) to A Revision ............................................................................................... Page
• Changed from preview draft ............................................................................................................. 1
IMPORTANT NOTICE FOR TI REFERENCE DESIGNS
Texas Instruments Incorporated (‘TI”) reference designs are solely intended to assist designers (“Designer(s)”) who are developing systemsthat incorporate TI products. TI has not conducted any testing other than that specifically described in the published documentation for aparticular reference design.TI’s provision of reference designs and any other technical, applications or design advice, quality characterization, reliability data or otherinformation or services does not expand or otherwise alter TI’s applicable published warranties or warranty disclaimers for TI products, andno additional obligations or liabilities arise from TI providing such reference designs or other items.TI reserves the right to make corrections, enhancements, improvements and other changes to its reference designs and other items.Designer understands and agrees that Designer remains responsible for using its independent analysis, evaluation and judgment indesigning Designer’s systems and products, and has full and exclusive responsibility to assure the safety of its products and compliance ofits products (and of all TI products used in or for such Designer’s products) with all applicable regulations, laws and other applicablerequirements. Designer represents that, with respect to its applications, it has all the necessary expertise to create and implementsafeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen thelikelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any systemsthat include TI products, Designer will thoroughly test such systems and the functionality of such TI products as used in such systems.Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a specialcontract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would causeserious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Suchequipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices andequivalent classifications outside the U.S.Designers are authorized to use, copy and modify any individual TI reference design only in connection with the development of endproducts that include the TI product(s) identified in that reference design. HOWEVER, NO OTHER LICENSE, EXPRESS OR IMPLIED, BYESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY ORINTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right,copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products orservices are used. Information published by TI regarding third-party products or services does not constitute a license to use such productsor services, or a warranty or endorsement thereof. Use of the reference design or other items described above may require a license from athird party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectualproperty of TI.TI REFERENCE DESIGNS AND OTHER ITEMS DESCRIBED ABOVE ARE PROVIDED “AS IS” AND WITH ALL FAULTS. TI DISCLAIMSALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING THE REFERENCE DESIGNS OR USE OFTHE REFERENCE DESIGNS, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILUREWARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNERS AGAINST ANY CLAIM, INCLUDING BUT NOTLIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS ASDESCRIBED IN A TI REFERENCE DESIGN OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT,SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITHOR ARISING OUT OF THE REFERENCE DESIGNS OR USE OF THE REFERENCE DESIGNS, AND REGARDLESS OF WHETHER TIHAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.TI’s standard terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integratedcircuit products. Additional terms may apply to the use or sale of other types of TI products and services.Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer’s non-compliance with the terms and provisions of this Notice.IMPORTANT NOTICE
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265Copyright © 2016, Texas Instruments Incorporated
top related