Report copyright - DPDK Summit China 2017 · the above table to 2G clock speed CPU, for example, a command cycle is 0.5ns, CPU Access to DDR memory is 140 * 0.5 = 70ns, CPU access L3 cache time is 40
Please pass captcha verification before submit form