2013 PKU-EECS URTP Workshop
The Simulation Platform and Verification of
Emerging SSD
Yijin Guan, EECS, Peking University Diqi Chen, EECS, Peking University
Advisor:Guangyu Sun, CECA, Peking University
2013 PKU-EECS URTP Workshop
Outline
Page 2
新型高能效固态硬盘(SSD)仿真平台与验证原型设计
Background
Research
Experiments and Verification
On-going Work
2013 PKU-EECS URTP Workshop Page 3
Background
• Survey on SSD
• Motivation
Background
2013 PKU-EECS URTP Workshop
Survey on SSD
Page 4
新型高能效固态硬盘(SSD)仿真平台与验证原型设计
Wildly used, Low latency, Low power consumption,
Anti-vibration, etc.
Lifetime limitation
2013 PKU-EECS URTP Workshop
Motivation
Page 5
SSD Research
Design Platform
Trace based Emulator
(PCM, multi-channel)
FPGA based Hardware-platform
(flash/PCM, PCIe support)
Expensive ARM-only platform ECC & Multi-channel No support for PCM
Our work
Software-only Simulator
Academia
Commercial
2013 PKU-EECS URTP Workshop Page 6
新型高能效固态硬盘(SSD)仿真平台与验证原型设计
Research
Research
• Trace based Emulator
• FPGA based Hardware-platform
2013 PKU-EECS URTP Workshop
I/O procedure of Simulation platform
Page 7
新型高能效固态硬盘(SSD)仿真平台与验证原型设计
delay Memroy
Delay time = sim_time -
mem_time
Ioctl system call
SSD
2013 PKU-EECS URTP Workshop
Structure of Simulation platform
Page 8
新型高能效固态硬盘(SSD)仿真平台与验证原型设计
Driver
Timing
Module Library
VFS
Memory
Read/Write Function
2013 PKU-EECS URTP Workshop
Framework
Page 9
新型高能效固态硬盘(SSD)仿真平台与验证原型设计
2013 PKU-EECS URTP Workshop
Concepts of NAND Flash
Page 10
新型高能效固态硬盘(SSD)仿真平台与验证原型设计
2013 PKU-EECS URTP Workshop
Framework of NAND Flash
Page 11
新型高能效固态硬盘(SSD)仿真平台与验证原型设计
Interface
Structure
2013 PKU-EECS URTP Workshop
Basic Operations
Page 12
新型高能效固态硬盘(SSD)仿真平台与验证原型设计
2013 PKU-EECS URTP Workshop
Design of Controller
Page 13
FSM
Controls on Time Sequence
FIFO Operations
etc.
2013 PKU-EECS URTP Workshop Page 14
Experiments and Verification
Experiments and Verification
• Platform Design
• Results of Simulation
• Results of Verification
2013 PKU-EECS URTP Workshop
Hardware
Page 15
新型高能效固态硬盘(SSD)仿真平台与验证原型设计
Samsung NAND Flash board (A)
Model of chip:K9F1G08U0D
Xilinx XUPV5-LX110T Evaluation Platform
2013 PKU-EECS URTP Workshop
Hardware Platform
Page 16
Single Channel
Multi-Channel
2013 PKU-EECS URTP Workshop
Software
Page 17
新型高能效固态硬盘(SSD)仿真平台与验证原型设计
Design Tool:Xilinx ISE Design Suite 13.2
Programming language:Verilog HDL
Environment for Verification:openSUSE 12.3
Programming language for Verification:C
2013 PKU-EECS URTP Workshop
Results of Simulation
Page 18
新型高能效固态硬盘(SSD)仿真平台与验证原型设计
Read Operation
Write Operation(erase before write)
2013 PKU-EECS URTP Workshop
Results of Experiment I
Page 19
新型高能效固态硬盘(SSD)仿真平台与验证原型设计
2013 PKU-EECS URTP Workshop
Results of Experiment II
Page 20
新型高能效固态硬盘(SSD)仿真平台与验证原型设计
2013 PKU-EECS URTP Workshop
On-going Work
Page 21
新型高能效固态硬盘(SSD)仿真平台与验证原型设计
On-going Work
• PCM Controller Platform
• System Level Design with Real Workload
Cooperating with Baidu
PCM Chips
2013 PKU-EECS URTP Workshop Page 22
新型高能效固态硬盘(SSD)仿真平台与验证原型设计
Thanks !