ea_pr_x1_05-02-2010
TRANSCRIPT
-
7/29/2019 EA_PR_X1_05-02-2010
1/90
ELEMENTI AUTOMATIKEELEMENTI AUTOMATIKE
S7S7--300 obitelj300 obitelj programabilnihprogramabilnih
logilogikih upravljakih upravlja
aa
-
7/29/2019 EA_PR_X1_05-02-2010
2/90
CPU specifikacijeCPU specifikacijeCPU 314 IFMCPU 314 IFM
Sklopovski ustroj...Sklopovski ustroj...
-
7/29/2019 EA_PR_X1_05-02-2010
3/90
CPUCPU--i verzija HWi verzija HW--a i SWa i SW--aa
-
7/29/2019 EA_PR_X1_05-02-2010
4/90
CPU 314IFM dostupan je u dvije verzije: with slot for memory card (6ES7314-5EA10-
0AB0)
without slot for memory card (6ES7314-5EA0x-
0AB0/6314ES7314-5EA8x-0AB0)
-
7/29/2019 EA_PR_X1_05-02-2010
5/90
SIMATIC Documentation on the
Internet http://www.ad.siemens.de/support
-
7/29/2019 EA_PR_X1_05-02-2010
6/90
ControlControl andand DisplayDisplay ElementsElements
-
7/29/2019 EA_PR_X1_05-02-2010
7/90
ControlControl andand DisplayDisplay ElementsElements ofof
thethe CPUsCPUs
-
7/29/2019 EA_PR_X1_05-02-2010
8/90
DifferencesDifferences BetweenBetween CPUsCPUs
-
7/29/2019 EA_PR_X1_05-02-2010
9/90
StatusStatus andand FaultFault DisplaysDisplays
-
7/29/2019 EA_PR_X1_05-02-2010
10/90
ModeMode SelectorSelectorSwitchSwitch
-
7/29/2019 EA_PR_X1_05-02-2010
11/90
BackupBackup batterybattery//accumulatoraccumulator Exceptions
The CPUs 312IFM and 313 do not have a realtime clock so they do not need an accumulator
battery.
The CPU 312IFM does not have a buffer whichmeans that you can not insert a battery.
Backup battery or rechargeable
battery? Next table shows the differences in the backup
provided by an accumulator and a backupbattery.
-
7/29/2019 EA_PR_X1_05-02-2010
12/90
-
7/29/2019 EA_PR_X1_05-02-2010
13/90
MemoryMemory cardcard Purpose of the Memory Card
With the memory card, you can expand theload memory of your CPU.
You can store the user program and the
parameters that set the responses of the CPUand modules on the memory card.
You can also back up your CPU operating
system to a Memory Card. exceptCPU 318-2. If you store the user program on the memory
card, it will remain in the CPU when the power
is off even without a backup battery.
-
7/29/2019 EA_PR_X1_05-02-2010
14/90
AvailableAvailable MemoryMemory CardsCards
-
7/29/2019 EA_PR_X1_05-02-2010
15/90
MPIMPI andand PROFIBUSPROFIBUS--DPDP
InterfaceInterface
-
7/29/2019 EA_PR_X1_05-02-2010
16/90
MPI interface
The MPI is the interface of the CPU for the programmingdevice/OP and for communication in an MPI subnet.
Typical (default) transmission speed is 187.5 Kbps (CPU
318-2: adjustable up to 12 Mbps).
Communication with an S7-200 requires 19.2 Kbps.
The CPU automatically broadcasts its set bus
parameters (e.g. baud rate) at the MPI interface. This
means that a programming device, for example, canautomatically hook up to an MPI subnet.
-
7/29/2019 EA_PR_X1_05-02-2010
17/90
PROFIBUS-DP Interface
CPUs equipped with 2 interfaces provide aPROFIBUS-DP interface connection.
Transmission rates up to 12 Mbps are possible.
The CPU automatically broadcasts its set bus
parameters (e.g. baud rate) at the PROFIBUS-
DP interface. This means that a programming
device, for example, can automatically hookup to a PROFIBUS subnet.
In Step 7 you can switch off automatic transfer
of bus parameter.
-
7/29/2019 EA_PR_X1_05-02-2010
18/90
Removing and Inserting Modules in
the MPI Subnet You must not plug in or remove any modules
(SM, FM, CP) of an S7-300 configuration while
data is being transmitted over the MPI. If you remove or plug in S7-300 modules (SM,
FM, CP) during data transmission via the MPI,the data might be corrupted by disturbing
pulses.
You must not plug in or remove modules (SM,FM, CP) of an S7-300 configuration during data
transmission via the MPI!
-
7/29/2019 EA_PR_X1_05-02-2010
19/90
ClockClock andand RuntimeRuntime MeterMeter
-
7/29/2019 EA_PR_X1_05-02-2010
20/90
S7 314 IFMS7 314 IFM
TechnicalTechnical SpecificationsSpecifications
-
7/29/2019 EA_PR_X1_05-02-2010
21/90
SpecialSpecial FeaturesFeatures Integrated I/Os (wired with 40-pole front
connector)
-
7/29/2019 EA_PR_X1_05-02-2010
22/90
MemoryMemory cardcard
The CPU 314 IFM is available in 2
versions: with and without Memory Cardslot.
With slot for memory card: 6ES7 314-5AE10-0AB0
Without slot for memory card: 6ES7 314-5AE0x-
0AB0
-
7/29/2019 EA_PR_X1_05-02-2010
23/90
IntegratedIntegrated FunctionsFunctions ofofthethe
CPU 314 IFMCPU 314 IFM
-
7/29/2019 EA_PR_X1_05-02-2010
24/90
-
7/29/2019 EA_PR_X1_05-02-2010
25/90
-
7/29/2019 EA_PR_X1_05-02-2010
26/90
-
7/29/2019 EA_PR_X1_05-02-2010
27/90
-
7/29/2019 EA_PR_X1_05-02-2010
28/90
-
7/29/2019 EA_PR_X1_05-02-2010
29/90
-
7/29/2019 EA_PR_X1_05-02-2010
30/90
-
7/29/2019 EA_PR_X1_05-02-2010
31/90
-
7/29/2019 EA_PR_X1_05-02-2010
32/90
-
7/29/2019 EA_PR_X1_05-02-2010
33/90
-
7/29/2019 EA_PR_X1_05-02-2010
34/90
-
7/29/2019 EA_PR_X1_05-02-2010
35/90
-
7/29/2019 EA_PR_X1_05-02-2010
36/90
-
7/29/2019 EA_PR_X1_05-02-2010
37/90
-
7/29/2019 EA_PR_X1_05-02-2010
38/90
-
7/29/2019 EA_PR_X1_05-02-2010
39/90
-
7/29/2019 EA_PR_X1_05-02-2010
40/90
-
7/29/2019 EA_PR_X1_05-02-2010
41/90
-
7/29/2019 EA_PR_X1_05-02-2010
42/90
-
7/29/2019 EA_PR_X1_05-02-2010
43/90
-
7/29/2019 EA_PR_X1_05-02-2010
44/90
-
7/29/2019 EA_PR_X1_05-02-2010
45/90
-
7/29/2019 EA_PR_X1_05-02-2010
46/90
Ch t i tiCh t i ti F tF t ff thth I t t dI t t d
-
7/29/2019 EA_PR_X1_05-02-2010
47/90
CharacteristicCharacteristic FeaturesFeatures ofofthethe IntegratedIntegrated
InputsInputs andand OutputsOutputs ofofthethe CPU 314 IFMCPU 314 IFM
TechnicalTechnical SpecificationsSpecifications ofof thethe
-
7/29/2019 EA_PR_X1_05-02-2010
48/90
TechnicalTechnical SpecificationsSpecifications ofofthethe
AnalogAnalog InputsInputs ofofthethe CPUCPU314IFM314IFM
-
7/29/2019 EA_PR_X1_05-02-2010
49/90
-
7/29/2019 EA_PR_X1_05-02-2010
50/90
-
7/29/2019 EA_PR_X1_05-02-2010
51/90
TechnicalTechnical SpecificationsSpecifications ofofthethe AnalogAnalog
OutputOutput ofofthethe CPU 314IFMCPU 314IFM
-
7/29/2019 EA_PR_X1_05-02-2010
52/90
-
7/29/2019 EA_PR_X1_05-02-2010
53/90
TechnicalTechnical SpecificationsSpecifications ofofthethe
-
7/29/2019 EA_PR_X1_05-02-2010
54/90
pp
SpecialSpecial InputsInputs ofofthethe CPUCPU314IFM314IFM
-
7/29/2019 EA_PR_X1_05-02-2010
55/90
TechnicalTechnical SpecificationsSpecifications ofofthethe
-
7/29/2019 EA_PR_X1_05-02-2010
56/90
p
DigitalDigital InputsInputs ofofthethe CPUCPU314IFM314IFM
-
7/29/2019 EA_PR_X1_05-02-2010
57/90
TechnicalTechnical SpecificationsSpecifications ofof thethe DigitalDigital
-
7/29/2019 EA_PR_X1_05-02-2010
58/90
TechnicalTechnical SpecificationsSpecifications ofofthethe DigitalDigital
OutputsOutputs ofofthethe CPU 314IFMCPU 314IFM
When the supply voltage is switched on
a pulse occurs on the digital outputs!This can be 50 ms long within the
permissible output current range. You
must not,therefore, use the digital
outputs to trigger high-speed counters.
-
7/29/2019 EA_PR_X1_05-02-2010
59/90
-
7/29/2019 EA_PR_X1_05-02-2010
60/90
WiringWiring diagramdiagram ofofthethe CPU 314CPU 314
-
7/29/2019 EA_PR_X1_05-02-2010
61/90
gg gg
IFMIFM For the connection of integrated I/O you
require two 40-pole front connectors
Always wire up digital inputs 126.0 to 126.3with shielded cable due to their low input
delay time. Wiring errors at the analog outputs can cause
the integrated analog I/O of the CPU to be
destroyed! (for example, if the interrupt inputsare wired by mistake to the analog output).The analog output of the CPU is onlyindestructible up to 15 V (output with respectto MANA).
-
7/29/2019 EA_PR_X1_05-02-2010
62/90
BasicBasic CircuitCircuit DiagramsDiagrams ofof thethe
-
7/29/2019 EA_PR_X1_05-02-2010
63/90
BasicBasic CircuitCircuit DiagramsDiagrams ofofthethe
CPU 314 IFMCPU 314 IFM
SpecialSpecial InputsInputs andand AnalogAnalog
-
7/29/2019 EA_PR_X1_05-02-2010
64/90
pp pp gg
InputsInputs//OutputsOutputs
-
7/29/2019 EA_PR_X1_05-02-2010
65/90
DigitalDigital InputsInputs//OutputsOutputs
WiringWiring thethe AnalogAnalog InputsInputs22 wirewire measurementmeasurement transducerstransducers
-
7/29/2019 EA_PR_X1_05-02-2010
66/90
22--wirewire measurementmeasurement transducerstransducers
WiringWiring thethe AnalogAnalog InputsInputs
-
7/29/2019 EA_PR_X1_05-02-2010
67/90
Wiringg the Analogg Inputsp44--wirewire measurementmeasurement transducerstransducers
-
7/29/2019 EA_PR_X1_05-02-2010
68/90
S7 314 IFMS7 314 IFM
CycleCycle andand ReactionReaction timestimes
-
7/29/2019 EA_PR_X1_05-02-2010
69/90
IntroductionIntroduction In this section, we explain what the
cycle time and the response time of theS7-300 consist of.
You can use the programming device toread the cycle time of your user
program
The response time is more important for
the process.
-
7/29/2019 EA_PR_X1_05-02-2010
70/90
CycleCycle timetime Cycle Time A Definition
The cycle time is the time that elapses duringone program cycle.
ComponentComponent PartsParts ofofthethe CycleCycle
-
7/29/2019 EA_PR_X1_05-02-2010
71/90
TimeTime
-
7/29/2019 EA_PR_X1_05-02-2010
72/90
-
7/29/2019 EA_PR_X1_05-02-2010
73/90
ExtendingExtending thethe CycleCycle TimeTime Note that the cycle time of a user
program is extended by the following: Time-controlled interrupt handling process
interrupt processing
Diagnostics and error handling Communication via MPI
-
7/29/2019 EA_PR_X1_05-02-2010
74/90
ResponseResponse TimeTime Response Time A Definition
The response time is the time betweendetection of an input signal and modification of
an associated output signal.
Factors The response time depends on the cycle time
and the following factors:
-
7/29/2019 EA_PR_X1_05-02-2010
75/90
Shortest Response Time
-
7/29/2019 EA_PR_X1_05-02-2010
76/90
ShortestShortest
ResponseResponse
TimeTime
Longest Response Time
-
7/29/2019 EA_PR_X1_05-02-2010
77/90
LongestLongest
ResponseResponse
TimeTime
OperatingOperating SystemSystem ProcessingProcessing
-
7/29/2019 EA_PR_X1_05-02-2010
78/90
TimeTime Contains all the times needed to
calculate the operating systemprocessing times of the CPUs.
The times listed do not take account of Test functions, e.g. monitor, modify
Functions: Load block, delete block, compress
block Communication
-
7/29/2019 EA_PR_X1_05-02-2010
79/90
Process Image Update
-
7/29/2019 EA_PR_X1_05-02-2010
80/90
Process Imageg
Updatep
UserUserProgramProgram ProcessingProcessing TimeTime
-
7/29/2019 EA_PR_X1_05-02-2010
81/90
gg gg
The user program processing time is
made up of the sum of the executiontimes for the instructions and the
SFB/SFCs called up. These execution
times can be found in the Instruction
List. Additionally, you must multiply the
user program processing time by aCPU-specific factor. This factor is listed
in following table for the individual
CPUs.
-
7/29/2019 EA_PR_X1_05-02-2010
82/90
S7 timers
-
7/29/2019 EA_PR_X1_05-02-2010
83/90
S7 timers In the case of the CPU 318-2, the
updating of the S7 timers does notextend the cycle time.
The S7 Timer is updated every 10 ms.
-
7/29/2019 EA_PR_X1_05-02-2010
84/90
PROFIBUSPROFIBUS--DPDP interfaceinterface
-
7/29/2019 EA_PR_X1_05-02-2010
85/90
In the case of the CPU 315-2 DP/316-
2DP, the cycle time is typically extendedby 5% when the PROFIBUS-DP
interface is used.
In the case of the CPU 318-2, there is
no increase in cycle time when the
PROFIBUS-DP interface is used.
IntegratedIntegrated FunctionsFunctions
-
7/29/2019 EA_PR_X1_05-02-2010
86/90
With CPU 312-IFM and 314-IFM
operation the cycle time increases by amaximum of 10% when using integratedfunctions. Also take into consideration a
possible instance DB update during thecycle checkpoint.
Next table shows the update times of
the instance DB at the scan cyclecheckpoint, together with the
corresponding SFB runtimes.
-
7/29/2019 EA_PR_X1_05-02-2010
87/90
S7 314 IFMS7 314 IFM
-
7/29/2019 EA_PR_X1_05-02-2010
88/90
S7 314 IFMS7 314 IFM
DimensionsDimensions
CPU 314 IFM,CPU 314 IFM, FrontFront ViewView
-
7/29/2019 EA_PR_X1_05-02-2010
89/90
CPU 314 IFM, SideCPU 314 IFM, Side ViewView
-
7/29/2019 EA_PR_X1_05-02-2010
90/90