7/25/2019 FPGA Quartus II TimeQuest

1/11

FPGA Quartus II TimeQuest Tutorial

Alex Yang

Northwestern Polytechnic University

Fremont CACopyright 2014, All Rights Reserved

7/25/2019 FPGA Quartus II TimeQuest

2/11

Step 1: Create new project

7/25/2019 FPGA Quartus II TimeQuest

3/11

7/25/2019 FPGA Quartus II TimeQuest

4/11

7/25/2019 FPGA Quartus II TimeQuest

5/11

Step 3: Compile module

7/25/2019 FPGA Quartus II TimeQuest

6/11

Step 4: Open TimeQuest

Step 5: Double-clicking Create Timing Netlist

7/25/2019 FPGA Quartus II TimeQuest

7/11

Step 6: Double-clicking Read SDC File

Note: Initially, no constraints are specified and the default constraint of 1 GHz on the clock

signal is applied automatically.

Step 7: Double-clicking Update Timing Netlist

Step 8: Double-clicking Report Setup Summary

7/25/2019 FPGA Quartus II TimeQuest

8/11

Step 9: Right-clicking Report Timing on the clock

7/25/2019 FPGA Quartus II TimeQuest

9/11

Step 10: Setting Up Timing Constraints for a Design

7/25/2019 FPGA Quartus II TimeQuest

10/11

Step 11: Double-clicking Write SDC File

7/25/2019 FPGA Quartus II TimeQuest

11/11

Step 12: Recompile the module

Step 13: Double-clicking Create Timing Netlist, Create

SDC file, Update Timing Netlist and Report Setup

Summary

Very Good!

We know how to use TimeQuest in Quartus II.