1 chapter 05 tutorial using verilog design a 4-bit up-down counter using behavioral level hdl...

24

1 Chapter 05 Tutorial Using Verilog Design a 4-bit up-down counter using behavioral level HDL language

Post on 21-Dec-2015

217 views

Category:

Documents

0 download

Report

Download

Embed Size (px):

TRANSCRIPT

Page 1: 1 Chapter 05 Tutorial Using Verilog Design a 4-bit up-down counter using behavioral level HDL language

1

Chapter 05Tutorial Using Verilog

Design a 4-bit up-down counter using behavioral level HDL

language

Page 2: 1 Chapter 05 Tutorial Using Verilog Design a 4-bit up-down counter using behavioral level HDL language

2

Create a New Project

Page 3: 1 Chapter 05 Tutorial Using Verilog Design a 4-bit up-down counter using behavioral level HDL language

3

Enter a Name and Location for the Project

Page 4: 1 Chapter 05 Tutorial Using Verilog Design a 4-bit up-down counter using behavioral level HDL language

4

Create New File

Page 5: 1 Chapter 05 Tutorial Using Verilog Design a 4-bit up-down counter using behavioral level HDL language

5

You can type Verilog on the New File

Page 6: 1 Chapter 05 Tutorial Using Verilog Design a 4-bit up-down counter using behavioral level HDL language

6

Example (4 位元上下數計數器 )

in1

in2

s1

out

Page 7: 1 Chapter 05 Tutorial Using Verilog Design a 4-bit up-down counter using behavioral level HDL language

7

Behavioral level

Page 8: 1 Chapter 05 Tutorial Using Verilog Design a 4-bit up-down counter using behavioral level HDL language

8

Save

Page 9: 1 Chapter 05 Tutorial Using Verilog Design a 4-bit up-down counter using behavioral level HDL language

9

Type “counter.v”

Module name and File name must the same.

Page 10: 1 Chapter 05 Tutorial Using Verilog Design a 4-bit up-down counter using behavioral level HDL language

10

Add Source

Page 11: 1 Chapter 05 Tutorial Using Verilog Design a 4-bit up-down counter using behavioral level HDL language

11

Select “counter.v”

Page 12: 1 Chapter 05 Tutorial Using Verilog Design a 4-bit up-down counter using behavioral level HDL language

12

Select Verilog Design File

Page 13: 1 Chapter 05 Tutorial Using Verilog Design a 4-bit up-down counter using behavioral level HDL language

13

Add New Source

Page 14: 1 Chapter 05 Tutorial Using Verilog Design a 4-bit up-down counter using behavioral level HDL language

14

Select Test Bench Waveform

Page 15: 1 Chapter 05 Tutorial Using Verilog Design a 4-bit up-down counter using behavioral level HDL language

15

Click OK

Page 16: 1 Chapter 05 Tutorial Using Verilog Design a 4-bit up-down counter using behavioral level HDL language

16

Page 17: 1 Chapter 05 Tutorial Using Verilog Design a 4-bit up-down counter using behavioral level HDL language

17

Give Input Value

Page 18: 1 Chapter 05 Tutorial Using Verilog Design a 4-bit up-down counter using behavioral level HDL language

18

Save

Page 19: 1 Chapter 05 Tutorial Using Verilog Design a 4-bit up-down counter using behavioral level HDL language

19

Select “View Behavioral..” and Run

Page 20: 1 Chapter 05 Tutorial Using Verilog Design a 4-bit up-down counter using behavioral level HDL language

20

See a HDL Test bench

Page 21: 1 Chapter 05 Tutorial Using Verilog Design a 4-bit up-down counter using behavioral level HDL language

21

Select “Generate Expected..” and Run

Page 22: 1 Chapter 05 Tutorial Using Verilog Design a 4-bit up-down counter using behavioral level HDL language

22

Result

Page 23: 1 Chapter 05 Tutorial Using Verilog Design a 4-bit up-down counter using behavioral level HDL language

23

Result (cont.)

Page 24: 1 Chapter 05 Tutorial Using Verilog Design a 4-bit up-down counter using behavioral level HDL language

Question & Answer

Verilog - Introdução

Újrakonfigurálható eszközökmegtestesules.info/hobbielektronika/2017/cpld06.pdfForrás: Richard E. Haskell and Darrin M. Hanna: Digital Design Using Digilent FPGA Boards - Verilog/Active-HDL

Tutorial Verilog

Tutorial Tutorial Verilog - iuma.ulpgc.esnunez/clases-FdC/verilog/Verilog Tutorial v1.pdf · Tutorial Tutorial Verilog Este tutorial pretende ser una guía de aprendizaje para el

Verilog Presentation

PROTOTÍPUSKÉSZÍTÉS VERILOG …irh.inf.unideb.hu/user/onigai/PVN/PVN_1.pdf... Digital Design using Digilent FPGA Boards-Verilog/Active-HDL ... Digital Design with a Nexys-2 FPGA

Hardware Hacken ohne Lötkolben - clifford.at · Einleitung DISCLAIMER Was sind HDLs? Verilog HDL - Hintergrund Verilog HDL - Konzepte (1/4) Verilog HDL - Konzepte (2/4) Verilog HDL

Verilog HDL.ppt

Dataflow Verilog

Stanford Verilog

KONSELING BEHAVIORAL DENGAN TEKNIK MODEL … · vii abstract intan permatasari. k3112041. behavioral counseling using symbolic model technique to develop students’ self-concept

Lab 1 and 2: Digital System Design Using Verilog

Research Using Behavioral Big Data (BBD)

Verilog Tutorial

Verilog HDL Intro. - vlsi.hongik.ac.krvlsi.hongik.ac.kr/lecture/이전 강의 자료/verilog_intro_and... · 1.2.3 Example of Verilog HDL "Behavioral Description of D-type flip-flop

Behavioral Modeling of Data Converters using Verilog-A George Suárez Graduate Student Electrical and Computer Engineering University of Puerto Rico, Mayaguez

Lecture Verilog

Lab 1 and 2: Digital System Design Using Verilog Ming-Feng Chang CSIE, NCTU

Verilog 뇐뻇뙩군릺 - I-Shou University · 뵳벶ꅇꓽꗟ걶 Outline 1. Introduction 2. Verilog History 3. Design Flow 4. Basics of the Verilog Language 5. Verilog-HDL circuit

Lecture 2 – Combinational Circuits and Verilogcourses.cs.washington.edu/courses/csep567/10wi/lectures/Lecture2.pdf · Structural Verilog ... but using text hard to write, ... We

Using UML Part Two – Behavioral Modeling Diagramssparxsystems.com.au/downloads/whitepapers/UML_Tutorial_Part_2... · STATE MACHINE DIAGRAMS ... Using UML – Behavioral Modeling

Research Using Behavioral Big Data: A Tour and Why Mechanical Engineers Should Care

Using UML Part Two – Behavioral Modeling Diagrams · Using UML Part Two – Behavioral Modeling Diagrams by Sparx Systems ... In UML an activity diagram is used to display the sequence

Using insights from behavioral science to break barriers to post-secundary education

HOSPITALITY SERVICESCAPE TERHADAP BEHAVIORAL …repository.upi.edu/47038/1/S_MPP_1500174_Title.pdf · analysis using the SPSS Statistics 23 for Windows application. The results of

Basic Logic Design with Verilog HDL - 國立臺灣大學media.ee.ntu.edu.tw/...media=verilog:121102...verilog_student_zbt.pdfBasic Logic Design with Verilog HDL ... Write Verilog code