yaping$wang,$zhenyuye$ (uic) outline$ypwang/ist_teststand/ist... · 2012-12-6 2 ist$teststand@$uic...

6
2012-12-6 1 IST test stand @ UIC Yaping Wang, Zhenyu Ye (UIC) Outline IST test stand @ UIC Test stand checking IST status @ UIC – Yaping Wang

Upload: others

Post on 16-Oct-2020

1 views

Category:

Documents


0 download

TRANSCRIPT

Page 1: Yaping$Wang,$ZhenyuYe$ (UIC) Outline$ypwang/IST_Teststand/IST... · 2012-12-6 2 IST$teststand@$UIC IST$status$@UIC$–Yaping$Wang IST$teststand$atUIC$ $ 1.$8’$X8’$clean$room$

2012-12-6 1

IST  test  stand  @  UIC Yaping  Wang,  Zhenyu  Ye  

(UIC)

Outline  •  IST  test  stand  @  UIC  •  Test  stand  checking  

IST  status  @  UIC  –  Yaping  Wang

Page 2: Yaping$Wang,$ZhenyuYe$ (UIC) Outline$ypwang/IST_Teststand/IST... · 2012-12-6 2 IST$teststand@$UIC IST$status$@UIC$–Yaping$Wang IST$teststand$atUIC$ $ 1.$8’$X8’$clean$room$

2012-12-6 2

IST  test  stand  @  UIC

IST  status  @  UIC  –  Yaping  Wang

IST  test  stand  at  UIC    1.  8’  X  8’  clean  room  2.  Test  stand  setup  

þ Hardware:    1.   IST  readout  crate  2.   Sensor  bias  power  supply  3.  ARM   boards,   ARC   board,   ABC   boards,   PPB  

boards,  T-­‐boards,  cables  4.   DAQ  PC  5.   Cosmic  trigger  

þ SoWware:    1.   DAQ  soWware  (cvs)  2.   Slow  control  3.   Analysis  code  (ARMdisplay.C,  wriYen  by  Gerrit)  

3.     IST   stave   prototype   (IST-­‐04A)   connected   for   cosmic  run  

Page 3: Yaping$Wang,$ZhenyuYe$ (UIC) Outline$ypwang/IST_Teststand/IST... · 2012-12-6 2 IST$teststand@$UIC IST$status$@UIC$–Yaping$Wang IST$teststand$atUIC$ $ 1.$8’$X8’$clean$room$

2012-12-6 3

Slow  control

IST  status  @  UIC  –  Yaping  Wang

Page 4: Yaping$Wang,$ZhenyuYe$ (UIC) Outline$ypwang/IST_Teststand/IST... · 2012-12-6 2 IST$teststand@$UIC IST$status$@UIC$–Yaping$Wang IST$teststand$atUIC$ $ 1.$8’$X8’$clean$room$

2012-12-6 4 IST  status  @  UIC  –  Yaping  Wang

Test  stand  checking  –  VPHASE_ADC The  test  stand  @UIC  is  iden]cal  to  the  one  @  BNL  except  for  length  of  signal  cables.  The  parameter  VPHASE_ADC  sedng  for  APV  is  sensi]ve  to  the  cables’  length.  As  the  APV  ADC  ]ming  tuning  method  suggested  by  Gerard,  the  sampling  phase  for  ADC  should  be  close  to  the  case  as  shown  in  Figure  as  below:

APV  header

0

1

0.65

APV  analog  channel  data

The  first  sample  of  a  transi]on  from  0  to  1  needs  to  be  at  0.65.  

Page 5: Yaping$Wang,$ZhenyuYe$ (UIC) Outline$ypwang/IST_Teststand/IST... · 2012-12-6 2 IST$teststand@$UIC IST$status$@UIC$–Yaping$Wang IST$teststand$atUIC$ $ 1.$8’$X8’$clean$room$

2012-12-6 5 IST  status  @  UIC  –  Yaping  Wang

Cosmic  test  @  UIC

Pedestal  level

Noise  level

Hit  map

with  sensor without  sensor

Noise

MIP  signal

S/N

ADC  pulse

Pedestal  corrected  ADC  value  at  ]mebin  0   Compared  to  the  results  taken  at  

BNL  (see  next  slide):  1)  The  pedestal  and  noise  keep  at  

the  same  levels  (using  the  same  analysis  code).  

2)  The  MPVs  from  the  MIP  signal  fidngs  are  close  (490  ADC  counts  at  BNL,  510  ADC  counts  at  UIC).  

3)  The  spread  of  the  MIP  signal  is  larger  than  the  BNL  results.

VPHASE_ADC  =  0.591  

Timebin  posi]on  of  maximum

~  0.65

Page 6: Yaping$Wang,$ZhenyuYe$ (UIC) Outline$ypwang/IST_Teststand/IST... · 2012-12-6 2 IST$teststand@$UIC IST$status$@UIC$–Yaping$Wang IST$teststand$atUIC$ $ 1.$8’$X8’$clean$room$

2012-12-6 6 IST  status  @  UIC  –  Yaping  Wang

Cosmic  test  @  BNL  –  for  crosscheck

VPHASE_ADC  =  1.200  

>  0.65

Difference  in  MIP  signal  distribu]on  under  inves]ga]on.  

Thanks!